EP20K200EFI672-1
Loadable PLD, 1.58ns, CMOS, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera's EP20K200EFI672-1 is a Loadable PLD from the EP20K200 series, featuring a CMOS technology and a BGA672 package. This device offers 376 I/O lines and 4 dedicated inputs, with a macrocell output function. It operates with a minimum supply voltage of 1.71V and a maximum of 1.89V, with a nominal voltage of 1.8V. The propagation delay is 1.58ns, supporting a clock frequency up to 2040MHz. Its operating temperature ranges from -40°C to 100°C. The component utilizes a square BGA package with a 1.00mm terminal pitch and is designed for surface mounting. Applications for this device span telecommunications, industrial control systems, and high-performance computing.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 27.0000 |
| Technology | CMOS |
| Length | 27.0000 |
| Clock_Frequency_Max | 2040.00000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 376 |
| Number_of_Inputs | 368 |
| Number_of_Outputs | 368 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 100.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 376 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.580 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208