EP20K200EFI484-2
Loadable PLD, 1.97ns, CMOS, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K200 is a loadable PLD from the EP20K200 series, featuring a propagation delay of 1.97 ns and CMOS technology. This device, identified by part number EP20K200EFI484-2, is housed in a 484-ball grid array (BGA) package with a terminal pitch of 1.000 mm. It offers 376 I/O lines and 4 dedicated inputs, with an organization of 4 DEDICATED INPUTS and 376 I/O. The operating temperature range is -40.0 °C to 100.0 °C, with a nominal supply voltage of 1.8 V. This component is suitable for applications in telecommunications, industrial automation, and high-performance computing.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 23.0000 |
| Technology | CMOS |
| Length | 23.0000 |
| Clock_Frequency_Max | 1818.00000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 376 |
| Number_of_Inputs | 368 |
| Number_of_Outputs | 368 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 100.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 4 DEDICATED INPUTS, 376 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA484,22X22,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.970 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208