EP20K200CFI672-7X
Loadable PLD, 1.6ns, PBGA672Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K200CFI672-7X is a loadable PLD from the EP20K200 series, featuring a PBGA672 package with a terminal pitch of 1.000 mm. This device offers 372 I/O lines and 376 total inputs, supporting a maximum clock frequency of 1666.6 MHz. With a propagation delay of 1.6 ns and a nominal supply voltage of 1.8V (ranging from 1.71V to 1.89V), it operates within a temperature range of -40°C to 100°C. This component is utilized in applications across industrial, communications, and computing sectors. Its organization includes 0 dedicated inputs and 372 I/O lines, all within a square, grid array package measuring 27.00 mm by 27.00 mm.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 27.0000 |
| Length | 27.0000 |
| Clock_Frequency_Max | 1666.60000 |
| JESD_30_Code | S-PBGA-B672 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 372 |
| Number_of_Inputs | 376 |
| Number_of_Outputs | 372 |
| Number_of_Terminals | 672 |
| Operating_Temperature_Max | 100.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 0 DEDICATED INPUTS, 372 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Equivalence_Code | BGA672,26X26,40 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.600 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208