EP20K200CFC484-7X
Loadable PLD, 1.6ns, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K200 is a loadable Programmable Logic Device (PLD) from the EP20K200 series, identified by part number EP20K200CFC484-7X. This device features 372 I/O lines and a total of 376 inputs, with 0 dedicated inputs. Its organization leverages macrocells for output functions, offering a propagation delay of 1.6 nanoseconds. Operating within a temperature range of 0°C to 85°C, it requires a supply voltage between 1.71V and 1.89V, with a nominal of 1.8V. The component is housed in a 484-ball grid array (BGA) package, specifically a square S-PBGA-B484 with a 1.000mm terminal pitch. This PLD is suitable for applications in telecommunications, industrial control, and computing systems.
Additional Information
Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 23.0000 |
| Width | 23.0000 |
| Clock_Frequency_Max | 1666.60000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 372 |
| Number_of_Inputs | 376 |
| Number_of_Outputs | 372 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 0 DEDICATED INPUTS, 372 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.600 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 1.89000 |
| Supply_Voltage_Min | 1.71000 |
| Supply_Voltage_Nom | 1.8 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208