EP20K200CF484C-7N
Loadable PLD, 1.48ns, PBGA484Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K200CF484C-7N is a loadable PLD from the EP20K200 series. This device features 368 I/O lines and a total of 372 input lines, with 4 dedicated inputs. It offers a maximum clock frequency of 3571.6 MHz and a propagation delay of 1.48 ns. The component is housed in a 484-ball Grid Array (BGA) package with a terminal pitch of 1.00 mm and a seated height of 2.10 mm. Operating within a temperature range of 0°C to 85°C, it requires a supply voltage between 2.375V and 2.625V, with a nominal value of 2.5V. This surface-mount component is suitable for applications in telecommunications, industrial control, and consumer electronics.
Additional Information
Series: EP20K200RoHS Status: RoHS CompliantManufacturer Lead Time: 1Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 23.0000 |
| Width | 23.0000 |
| Clock_Frequency_Max | 3571.60000 |
| JESD_30_Code | S-PBGA-B484 |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_I_O_Lines | 368 |
| Number_of_Inputs | 372 |
| Number_of_Outputs | 368 |
| Number_of_Terminals | 484 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 372 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | BGA |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 1.480 |
| Seated_Height_Max | 2.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Ball |
| Terminal_Pitch | 1.000 |
| Terminal_Position | Bottom |
Request a Quote
Clients Also Buy
EP20K200RI208-2V
Loadable PLD, 3ns, CMOS, PQFP208
EP20K200QI240-1V
Loadable PLD, 2.5ns, CMOS, PQFP240
EP20K200RI208-3V
Loadable PLD, 3.6ns, CMOS, PQFP208