Home

Products

Embedded

CPLDs (Complex Programmable Logic Devices)

Programmable Logic Devices

EP20K200BC484-3

Banner
productimage

EP20K200BC484-3

Loadable PLD, PBGA484

Manufacturer: Altera

Categories: Programmable Logic Devices

Quality Control: Learn More

Altera EP20K200BC484-3 is a loadable PLD organized with 4 dedicated inputs and 382 I/O lines, featuring 382 output lines and 386 total inputs. This device operates within a temperature range of 0.0°C to 85.0°C and supports a supply voltage from 2.375V to 2.625V, with a nominal value of 2.5V. The component utilizes a PBGA484 package with a square grid array style, identified by the JESD-30 code S-PBGA-B484. It has a maximum clock frequency of 133.33 MHz. Applications for this programmable logic device span across industrial automation, telecommunications infrastructure, and digital signal processing systems. The package has a seated height of 2.1000 mm and a terminal pitch of 1.00 mm.

Additional Information

Series: EP20K200RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:
Technical Details:
Length23.0000
Width23.0000
Clock_Frequency_Max133.33000
JESD_30_CodeS-PBGA-B484
Number_of_Dedicated_Inputs4
Number_of_I_O_Lines382
Number_of_Inputs386
Number_of_Outputs382
Number_of_Terminals484
Operating_Temperature_Max85.0
Operating_Temperature_Min0.0
Organization4 DEDICATED INPUTS, 382 I/O
Output_FunctionMACROCELL
Package_Body_MaterialPLASTIC/EPOXY
Package_CodeBGA
Package_ShapeSquare
Package_StyleGRID ARRAY
Programmable_Logic_TypeLOADABLE PLD
Seated_Height_Max2.1000
Supply_Voltage_Max2.62500
Supply_Voltage_Min2.37500
Supply_Voltage_Nom2.5
Surface_MountYes
Terminal_FormBall
Terminal_Pitch1.000
Terminal_PositionBottom

Request a Quote

Name (required)

Phone (required)

Work Email (required)

Country (required)

Company Name (required)

CAPTCHA

Clients Also Buy
product image
EP20K200RI208-2V

Loadable PLD, 3ns, CMOS, PQFP208

product image
EP20K200QI240-1V

Loadable PLD, 2.5ns, CMOS, PQFP240

product image
EP20K200RI208-3V

Loadable PLD, 3.6ns, CMOS, PQFP208