EP20K100TC144-1V
Loadable PLD, 2.5ns, CMOS, PQFP144Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP20K100TC144-1V is a loadable PLD from the EP20K100 series, utilizing CMOS technology. This device features 101 I/O lines and is housed in a 144-pin PQFP package with a 0.5mm terminal pitch. With a maximum clock frequency of 100 MHz and a propagation delay of 2.5 ns, it offers efficient logic implementation. The operating temperature range is from 0°C to 85°C, with a nominal supply voltage of 2.5V, ranging from 2.375V to 2.625V. This component is suitable for applications in industrial and telecommunications sectors. The package dimensions are 20mm x 20mm, with a low-profile flatpack design.
Additional Information
Series: EP20K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 20.0000 |
| Width | 20.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 100.00000 |
| JESD_30_Code | S-PQFP-G144 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 101 |
| Number_of_Inputs | 95 |
| Number_of_Outputs | 95 |
| Number_of_Terminals | 144 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 101 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | LFQFP |
| Package_Equivalence_Code | QFP144,.87SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, LOW PROFILE, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 2.500 |
| Seated_Height_Max | 1.6000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K100EFI784-1
Loadable PLD, PBGA784
EP20K100EFI196-1
Loadable PLD, PBGA196
EP20K100EFI400-1
Loadable PLD, PBGA400