EP20K100RC208-1V
Loadable PLD, 0.3ns, CMOS, PQFP208Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP20K100 series Loadable PLD, part number EP20K100RC208-1V, is a CMOS device featuring 159 I/O lines and 4 dedicated inputs. This FPGA offers a maximum clock frequency of 100 MHz and a typical propagation delay of 0.3 ns. It operates within a supply voltage range of 2.375V to 2.625V, with a nominal voltage of 2.5V. The component is housed in a 208-terminal PQFP package with a 0.5mm terminal pitch. This device is suitable for applications in consumer electronics, industrial control, and telecommunications. The operating temperature range is 0°C to 85°C.
Additional Information
Series: EP20K100RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 28.0000 |
| Width | 28.0000 |
| Technology | CMOS |
| Clock_Frequency_Max | 100.00000 |
| JESD_30_Code | S-PQFP-G208 |
| Number_of_Dedicated_Inputs | 4 |
| Number_of_I_O_Lines | 159 |
| Number_of_Inputs | 153 |
| Number_of_Outputs | 153 |
| Number_of_Terminals | 208 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 4 DEDICATED INPUTS, 159 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | HFQFP |
| Package_Equivalence_Code | QFP208,1.2SQ,20 |
| Package_Shape | Square |
| Package_Style | FLATPACK, HEAT SINK/SLUG, FINE PITCH |
| Programmable_Logic_Type | LOADABLE PLD |
| Propagation_Delay | 0.300 |
| Seated_Height_Max | 4.1000 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | Yes |
| Terminal_Form | Gull Wing |
| Terminal_Pitch | 0.500 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP20K100EFI784-1
Loadable PLD, PBGA784
EP20K100EFI196-1
Loadable PLD, PBGA196
EP20K100EFI400-1
Loadable PLD, PBGA400