EP1830LI-25
OT PLD, 28ns, CMOS, PQCC68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP1830LI-25 is a CMOS OT PLD from the EP1830 series featuring 48 macrocells and a propagation delay of 28ns. This device offers 12 dedicated inputs and 48 I/O lines, supporting up to 4 external clocks and shared input/clock functionality. It operates within a supply voltage range of 4.5V to 5.5V, with a nominal voltage of 5V. The component is housed in a 68-terminal PQCC (JESD30 code S-PQCC-J68) package with a square chip carrier style and J-bend terminal form. Its operating temperature range is -40°C to +85°C. Applications for this programmable logic device include industrial automation, telecommunications, and consumer electronics.
Additional Information
Series: EP1830RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 24.2316 |
| Width | 24.2316 |
| Technology | CMOS |
| Additional_Feature | 48 MACROCELLS; 4 EXTERNAL CLOCKS; SHARED INPUT/CLOCK |
| Clock_Frequency_Max | 40.00000 |
| JESD_30_Code | S-PQCC-J68 |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 85.0 |
| Operating_Temperature_Min | -40.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC68,1.0SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | OT PLD |
| Propagation_Delay | 28.000 |
| Seated_Height_Max | 4.5720 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP1830GC-30
OT PLD, 34ns, 48-Cell, CMOS, CPGA68
EP1830JC-30
OT PLD, 34ns, 48-Cell, CMOS, CQCC68
EP1830JI-30
OT PLD, 34ns, 48-Cell, CMOS, CQCC68