EP1830LC-30
OT PLD, 34ns, 48-Cell, CMOS, PQCC68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP1830 series OT PLD, part number EP1830LC-30. This CMOS device features a 48-macrocell architecture with 12 dedicated inputs and 48 I/O lines, supporting up to 64 total inputs. It offers a propagation delay of 34 ns and a maximum clock frequency of 50 MHz. The component operates within a 4.75V to 5.25V supply voltage range and is housed in a 68-terminal PQCC package (JESD-30 Code S-PQCC-J68). Designed for surface mounting, this device is suitable for applications in industrial automation and consumer electronics.
Additional Information
Series: EP1830RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 24.2300 |
| Width | 24.2300 |
| Technology | CMOS |
| Additional_Feature | No |
| Clock_Frequency_Max | 50.00000 |
| In_System_Programmable | No |
| JESD_30_Code | S-PQCC-J68 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Inputs | 64 |
| Number_of_Macro_Cells | 48 |
| Number_of_Outputs | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC68,1.0SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Programmable_Logic_Type | OT PLD |
| Propagation_Delay | 34.000 |
| Seated_Height_Max | 5.0800 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
Request a Quote
Clients Also Buy
EP1830GC-30
OT PLD, 34ns, 48-Cell, CMOS, CPGA68
EP1830JC-30
OT PLD, 34ns, 48-Cell, CMOS, CQCC68
EP1830JI-30
OT PLD, 34ns, 48-Cell, CMOS, CQCC68