EP1810JC68-35
UV PLD, 40ns, CMOS, CQCC68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP1810JC68-35 is a UV Programmable Logic Device (PLD) from the EP1810 series. Engineered with CMOS technology, this component features 48 macrocells and shared input/clock functionality. It offers 12 dedicated inputs and 48 I/O lines within a 68-terminal CQCC (Ceramic Quad Flat Pack) package, specifically a J-lead style with a terminal pitch of 1.27mm. This square, metal-sealed, cofired ceramic package has a body length and width of 24.13mm and a seated height of 5.08mm. The device operates within a supply voltage range of 4.75V to 5.25V and has a maximum clock frequency of 28.60000 MHz. Its propagation delay is rated at 40ns. The operating temperature range is 0°C to 70°C. This component finds application in various industrial sectors requiring flexible logic implementation.
Additional Information
Series: EP1810RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 24.1300 |
| Technology | CMOS |
| Length | 24.1300 |
| Additional_Feature | 48 MACROCELLS; SHARED INPUT/CLOCK |
| Clock_Frequency_Max | 28.60000 |
| JESD_30_Code | S-CQCC-J68 |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | WQCCJ |
| Package_Equivalence_Code | LDCC68,1.0SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER, WINDOW |
| Programmable_Logic_Type | UV PLD |
| Propagation_Delay | 40.000 |
| Seated_Height_Max | 5.0800 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |