EP1810GM883B
OT PLD, 50ns, 48-Cell, CMOS, CPGA68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
Altera EP1810 series OT PLD, part number EP1810GM883B, offers 48 macrocells with a 50ns propagation delay. This CMOS device operates from a 4.5V to 5.5V supply and features 60 total inputs, including 12 dedicated inputs, and 48 I/O lines. The component is housed in a 68-terminal ceramic grid array (CPGA68) package, with a terminal pitch of 2.54mm. Screening level reference standard is 38535Q/M;38534H;883B, with an operating temperature range of -55°C to 125°C. This device finds application in demanding industrial and defense environments.
Additional Information
Series: EP1810RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 27.9400 |
| Technology | CMOS |
| Length | 27.9400 |
| Additional_Feature | No |
| In_System_Programmable | No |
| JESD_30_Code | S-XPGA-P68 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Inputs | 60 |
| Number_of_Macro_Cells | 48 |
| Number_of_Outputs | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | Ceramic |
| Package_Code | PGA |
| Package_Equivalence_Code | PGA68,11X11 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | OT PLD |
| Propagation_Delay | 50.000 |
| Screening_Level_Reference_Standard | 38535Q/M;38534H;883B |
| Seated_Height_Max | 5.0038 |
| Supply_Voltage_Max | 5.50000 |
| Supply_Voltage_Min | 4.50000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EP1810JI-40
OT PLD, 45ns, 48-Cell, CMOS, CQCC68
EP1810JM68-45
UV PLD, 50ns, CMOS, CQCC68
EP1810LM68-45
OT PLD, 50ns, CMOS, PQCC68