EP1810GC68-20
UV PLD, 22ns, CMOS, CPGA68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP1810GC68-20 is a CMOS UV Programmable Logic Device from the EP1810 series. This component features 48 macrocells with shared input/clock functionality, supporting a maximum clock frequency of 62.5 MHz. It offers 12 dedicated inputs and 48 configurable I/O lines, totaling 64 input lines. The propagation delay is specified at 22 ns. This device utilizes a 68-pin Ceramic Pin Grid Array (CPGA) package with a square shape and a grid array style. Operating within a temperature range of 0°C to 70°C, its supply voltage ranges from 4.75V to 5.25V. The EP1810GC68-20 is suitable for applications in industrial automation, telecommunications, and consumer electronics.
Additional Information
Series: EP1810RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 27.9400 |
| Width | 27.9400 |
| Technology | CMOS |
| Additional_Feature | 48 MACROCELLS; SHARED INPUT/CLOCK |
| Clock_Frequency_Max | 62.50000 |
| JESD_30_Code | S-CPGA-P68 |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Inputs | 64 |
| Number_of_Outputs | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | WPGA |
| Package_Equivalence_Code | PGA68,11X11 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY, WINDOW |
| Programmable_Logic_Type | UV PLD |
| Propagation_Delay | 22.000 |
| Seated_Height_Max | 4.9600 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |