EP1810GC-25
UV PLD, 28ns, 48-Cell, CMOS, CPGA68Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera EP1810GC-25 is a UV Programmable Logic Device (PLD) from the EP1810 series. This CMOS device features 48 macrocells interconnected by global and local buses, supporting up to 4 external clocks. It offers 12 dedicated inputs and 48 I/O lines, with a maximum clock frequency of 40 MHz. The propagation delay is rated at 28 ns. This component is housed in a 68-pin Ceramic Pin Grid Array (CPGA) package, measuring 27.94mm by 27.94mm with a 2.54mm terminal pitch. Operating within a temperature range of 0°C to 70°C, it requires a supply voltage between 4.75V and 5.25V. The EP1810GC-25 is designed for applications in industrial automation, telecommunications, and consumer electronics where in-system programmability is not a requirement.
Additional Information
Series: EP1810RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 27.9400 |
| Technology | CMOS |
| Length | 27.9400 |
| Additional_Feature | MACROCELLS INTERCONNECTED BY GLOBAL AND/OR LOCAL BUS; 48 MACROCELLS; 4 EXTERNAL CLOCKS |
| Clock_Frequency_Max | 40.00000 |
| In_System_Programmable | No |
| JESD_30_Code | S-CPGA-P68 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 12 |
| Number_of_I_O_Lines | 48 |
| Number_of_Inputs | 60 |
| Number_of_Macro_Cells | 48 |
| Number_of_Outputs | 48 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 70.0 |
| Operating_Temperature_Min | 0.0 |
| Organization | 12 DEDICATED INPUTS, 48 I/O |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | PGA |
| Package_Equivalence_Code | PGA68,11X11 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | UV PLD |
| Propagation_Delay | 28.000 |
| Seated_Height_Max | 4.9600 |
| Supply_Voltage_Max | 5.25000 |
| Supply_Voltage_Min | 4.75000 |
| Supply_Voltage_Nom | 5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EP1810GM883B
OT PLD, 50ns, 48-Cell, CMOS, CPGA68
EP1810JI-40
OT PLD, 45ns, 48-Cell, CMOS, CQCC68
EP1810JM68-45
UV PLD, 50ns, CMOS, CQCC68