5962-9316802MXC
EE PLD, 15ns, 192-Cell, CMOS, CPGA160Manufacturer: Altera
Categories: Programmable Logic Devices
Quality Control: Learn More
The Altera 5962-9316802 is an Electrically Erasable Programmable Logic Device (EE PLD) from the 5962-9316802 series. This CMOS component features 192 macrocells with a maximum clock frequency of 76.9 MHz and a propagation delay of 15 ns. It offers configurable I/O operation at 3.3V or 5V, and includes two external clocks with shared input/clock capabilities. The device is housed in a 160-pin Ceramic Pin Grid Array (CPGA) package with a JEDEC standard code of S-CPGA-P160. Operating within a temperature range of -55°C to 125°C, this component is suitable for demanding applications in aerospace, defense, and industrial sectors requiring high reliability and performance under extreme conditions. The package is square with a metal-sealed cofired ceramic body.
Additional Information
Series: 5962-9316802RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Width | 39.6240 |
| Technology | CMOS |
| Length | 39.6240 |
| Additional_Feature | 192 MACROCELLS; CONFIGURABLE I/O OPERATION (3.3V OR 5V); 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK |
| Clock_Frequency_Max | 76.90000 |
| In_System_Programmable | No |
| JESD_30_Code | S-CPGA-P160 |
| JTAG_BST | No |
| Number_of_Dedicated_Inputs | 0 |
| Number_of_Macro_Cells | 192 |
| Number_of_Terminals | 160 |
| Operating_Temperature_Max | 125.0 |
| Operating_Temperature_Min | -55.0 |
| Organization | 0 DEDICATED INPUTS |
| Output_Function | MACROCELL |
| Package_Body_Material | CERAMIC, METAL-SEALED COFIRED |
| Package_Code | PGA |
| Package_Equivalence_Code | PGA160M,15X15 |
| Package_Shape | Square |
| Package_Style | GRID ARRAY |
| Programmable_Logic_Type | EE PLD |
| Propagation_Delay | 15.000 |
| Screening_Level_Reference_Standard | MIL-STD-883 |
| Seated_Height_Max | 5.3400 |
| Supply_Voltage_Max | 2.62500 |
| Supply_Voltage_Min | 2.37500 |
| Supply_Voltage_Nom | 2.5 |
| Surface_Mount | No |
| Terminal_Form | PIN/PEG |
| Terminal_Pitch | 2.540 |
| Terminal_Position | Perpendicular |
Request a Quote
Clients Also Buy
EPM5130QC-2
OT PLD, 45ns, 128-Cell, CMOS, PQFP100
EP1800JMB
UV PLD, 90ns, 48-Cell, CMOS, CQCC68
EP20K200BC672-1
Loadable PLD, PBGA672