673104ANL
DRAM Controller, 1M X 1, CMOS, PQCC68Manufacturer: Advanced Micro Devices
Categories: Memory Controllers
Quality Control: Learn More
Advanced Micro Devices 673104ANL is a CMOS DRAM controller designed for high-performance memory interfaces. This component, part of the 673104 series, features a memory organization of 1M x 1 and operates within a supply voltage range of 4.5V to 5.5V, with a nominal voltage of 5.0V. The 673104ANL is housed in a 68-terminal PQCC (Plastic Quad Flat Chip Carrier) package with J-bend terminals and a terminal pitch of 1.270mm. It supports a 20-bit address bus and has 4 internal banks. The operating temperature range is 0°C to 70°C. This device finds application in various computing and communication systems requiring efficient DRAM management.
Additional Information
Series: 673104RoHS Status: Manufacturer Lead Time: Product Status: DiscontinuedPackaging: Datasheet:Download Free CAD Model:
Technical Details:
| Length | 24.2062 |
| Width | 24.2062 |
| Technology | CMOS |
| Address_Bus_Width | 20 |
| Boundary_Scan | No |
| External_Data_Bus_Width | 0 |
| JESD_30_Code | S-PQCC-J68 |
| Low_Power_Mode | No |
| Memory_Organization | 1M x 1 |
| Number_of_Banks | 4 |
| Number_of_Terminals | 68 |
| Operating_Temperature_Max | 70.0000 |
| Operating_Temperature_Min | 0.0000 |
| Package_Body_Material | PLASTIC/EPOXY |
| Package_Code | QCCJ |
| Package_Equivalence_Code | LDCC68,1.0SQ |
| Package_Shape | Square |
| Package_Style | CHIP CARRIER |
| Seated_Height_Max | 4.5700 |
| Supply_Current_Max | 280.00000000 |
| Supply_Voltage_Max | 5.5000 |
| Supply_Voltage_Min | 4.5000 |
| Supply_Voltage_Nom | 5.0000 |
| Surface_Mount | Yes |
| Terminal_Form | J BEND |
| Terminal_Pitch | 1.270 |
| Terminal_Position | QUAD |
| uPs_uCs_Peripheral_ICs_Type | MEMORY CONTROLLER, DRAM |
Request a Quote
Clients Also Buy
673104ANLTR
DRAM Controller, 1M X 1, CMOS, PQCC68
AM2964BDCT
Memory Controller, Bipolar, CDIP40
AM2970DEB
Memory Controller, TTL, CDIP24